Cultural advice

The Australian National University acknowledges, celebrates and pays our respects to the Ngunnawal and Ngambri people of the Canberra region and to all First Nations Australians on whose traditional lands we meet and work, and whose cultures are among the oldest continuing cultures in human history.

Aboriginal and Torres Strait Islander peoples are advised that ANU Library collections may include images, names, voices, and other representations of deceased persons.

Material in the collection may contain terms, language or views that reflect the period in which the item was created and may be considered inappropriate today.

Implementation and optimization of the OpenMP accelerator model for the TI Keystone II architecture

Simple item page
dc.contributor.authorMitra, Gaurav
dc.contributor.authorStotzer, Eric
dc.contributor.authorJayaraj, Ajay
dc.contributor.authorRendell, Alistair
dc.coverage.spatialBahia, Brazil
dc.date.accessioned2015-12-10T23:13:45Z
dc.date.available2015-12-10T23:13:45Z
dc.date.createdSeptember 28-30 2014
dc.date.issued2014
dc.date.updated2015-12-10T09:41:42Z
dc.description.abstractThe TI Keystone II architecture provides a unique combination of ARM Cortex-A15 processors with high performance TI C66x floating-point DSPs on a single low-power System-on-chip (SoC). Commercially available systems such as the HP Proliant m800 and nCore
dc.identifier.isbn9783319114538
dc.identifier.urihttp://hdl.handle.net/1885/64566
dc.publisherSpringer
dc.relation.ispartofseries10th International Workshop on OpenMP (IWOMP 2014)
dc.sourceLNCS 8766 - Using and Improving OpenMP for Devices, Tasks, and More
dc.source.urihttp://download.springer.com/static/pdf/362/bok%253A978-3-319-11454-5.pdf?auth66=1424661287_822374933dbebbd4863ec0288eef2930&ext=.pdf
dc.titleImplementation and optimization of the OpenMP accelerator model for the TI Keystone II architecture
dc.typeConference paper
local.bibliographicCitation.lastpage214
local.bibliographicCitation.startpage202
local.contributor.affiliationMitra, Gaurav, College of Engineering and Computer Science, ANU
local.contributor.affiliationStotzer, Eric, Texas Instruments
local.contributor.affiliationJayaraj, Ajay, Texas Instruments
local.contributor.affiliationRendell, Alistair, College of Engineering and Computer Science, ANU
local.contributor.authoruidMitra, Gaurav, u4262869
local.contributor.authoruidRendell, Alistair, u9507815
local.description.notesImported from ARIES
local.description.refereedYes
local.identifier.absfor100605 - Performance Evaluation; Testing and Simulation of Reliability
local.identifier.absfor080304 - Concurrent Programming
local.identifier.absfor080302 - Computer System Architecture
local.identifier.absseo970108 - Expanding Knowledge in the Information and Computing Sciences
local.identifier.ariespublicationa383154xPUB962
local.identifier.doi10.1007/978-3-319-11454-5
local.identifier.scopusID2-s2.0-84921670367
local.type.statusPublished Version

Downloads

Collections

ANU Research Publications

DSpace software copyright © 2002-2026 LYRASIS