Barriers reconsidered, friendlier still!
| dc.contributor.author | Yang, Xi | |
| dc.contributor.author | Blackburn, Stephen | |
| dc.contributor.author | Frampton, Daniel | |
| dc.contributor.author | Hosking, Anthony | |
| dc.coverage.spatial | Beijing China | |
| dc.date.accessioned | 2015-12-10T23:31:42Z | |
| dc.date.created | June 15-16 2012 | |
| dc.date.issued | 2012 | |
| dc.date.updated | 2016-02-24T08:51:05Z | |
| dc.description.abstract | Read and write barriers mediate access to the heap allowing the collector to control and monitor mutator actions. For this reason, barriers are a powerful tool in the design of any heap management algorithm, but the prevailing wisdom is that they impose significant costs. However, changes in hardware and workloads make these costs a moving target. Here, we measure the cost of a range of useful barriers on a range of modern hardware and workloads. We confirm some old results and overturn others. We evaluate the microarchitectural sensitivity of barrier performance and the differences among benchmark suites. We also consider barriers in context, focusing on their behavior when used in combination, and investigate a known pathology and evaluate solutions. Our results show that read and write barriers have average overheads as low as 5.4% and 0.9% respectively. We find that barrier overheads are more exposed on the workload provided by the modern DaCapo benchmarks than on old SPECjvm98 benchmarks. Moreover, there are differences in barrier behavior between in-order and out-of-order machines, and their respective memory subsystems, which indicate different barrier choices for different platforms. These changing costs mean that algorithm designers need to reconsider their design choices and the nature of their resulting algorithms in order to exploit the opportunities presented by modern hardware. | |
| dc.identifier.isbn | 9781450313506 | |
| dc.identifier.uri | http://hdl.handle.net/1885/68764 | |
| dc.publisher | Conference Organising Committee | |
| dc.relation.ispartofseries | ACM SIGPLAN International Symposium on Memory Management (ISMM 2012) | |
| dc.source | International Symposium on Memory Management, ISMM | |
| dc.subject | Keywords: Barrier performance; Benchmark suites; Control and monitor; Garbage collection; Java; Memory management; Memory subsystems; Moving targets; Out of order; Write barriers; Algorithms; Design; Hardware; Java programming language; Costs Garbage collection; Java; Memory management; Write barriers | |
| dc.title | Barriers reconsidered, friendlier still! | |
| dc.type | Conference paper | |
| local.bibliographicCitation.lastpage | 47 | |
| local.bibliographicCitation.startpage | 37 | |
| local.contributor.affiliation | Yang, Xi, College of Engineering and Computer Science, ANU | |
| local.contributor.affiliation | Blackburn, Stephen, College of Engineering and Computer Science, ANU | |
| local.contributor.affiliation | Frampton, Daniel, College of Engineering and Computer Science, ANU | |
| local.contributor.affiliation | Hosking, Anthony, Purdue University | |
| local.contributor.authoruid | Yang, Xi, u4632562 | |
| local.contributor.authoruid | Blackburn, Stephen, u3789498 | |
| local.contributor.authoruid | Frampton, Daniel, u3293014 | |
| local.description.embargo | 2037-12-31 | |
| local.description.notes | Imported from ARIES | |
| local.description.refereed | Yes | |
| local.identifier.absfor | 080308 - Programming Languages | |
| local.identifier.absfor | 100604 - Memory Structures | |
| local.identifier.ariespublication | f5625xPUB1822 | |
| local.identifier.doi | 10.1145/2426642.2259004 | |
| local.identifier.scopusID | 2-s2.0-84872721355 | |
| local.identifier.thomsonID | 000313659800004 | |
| local.type.status | Published Version |
Downloads
Original bundle
1 - 1 of 1
Loading...
- Name:
- 01_Yang_Barriers_reconsidered,_2012.pdf
- Size:
- 514.11 KB
- Format:
- Adobe Portable Document Format