Skip navigation
Skip navigation

CycleCounter: an Efficient and Accurate UltraSPARC III CPU Simulation Module

Strazdins, Peter

Description

This paper presents a novel technique for cycle-accurate simulation of the Central Processing Unit (CPU) of a modern superscalar processor, the UltraSPARC III Cu processor. The technique is based on adding a module to an existing fetch-decode-execute style of CPU simulator, rather than the traditional method of fully implementing the CPU pipeline and microarchitecture. The main functions of the module are the simulation of instruction grouping, register interlocks and the store buffer,...[Show more]

CollectionsANU Research Publications
Date published: 2005
Type: Working/Technical Paper
URI: http://hdl.handle.net/1885/43096
http://digitalcollections.anu.edu.au/handle/1885/43096

Download

File Description SizeFormat Image
TR-CS-05-01.pdf116.92 kBAdobe PDFThumbnail
3079-01.2005-05-19T06:22:28Z.xsh356 BEPrints MD5 Hash XML


Items in Open Research are protected by copyright, with all rights reserved, unless otherwise indicated.

Updated:  23 August 2018/ Responsible Officer:  University Librarian/ Page Contact:  Library Systems & Web Coordinator