CycleCounter: an Efficient and Accurate UltraSPARC III CPU Simulation Module
This paper presents a novel technique for cycle-accurate simulation of the Central Processing Unit (CPU) of a modern superscalar processor, the UltraSPARC III Cu processor. The technique is based on adding a module to an existing fetch-decode-execute style of CPU simulator, rather than the traditional method of fully implementing the CPU pipeline and microarchitecture. The main functions of the module are the simulation of instruction grouping, register interlocks and the store buffer,...[Show more]
|Collections||ANU Research Publications|
|TR-CS-05-01.pdf||116.92 kB||Adobe PDF|
|3079-01.2005-05-19T06:22:28Z.xsh||356 B||EPrints MD5 Hash XML|
Items in Open Research are protected by copyright, with all rights reserved, unless otherwise indicated.