Portable performance on asymmetric multicore processors
Static and dynamic power constraints are steering chip manufacturers to build single-ISA Asymmetric Multicore Processors (AMPs) with big and small cores. To deliver on their energy efficiency potential, schedulers must consider core sensitivity, load balance, and the critical path. Applying these criteria effectively is challenging especially for complex and non-scalable multithreaded applications. We demonstrate that runtimes for managed languages, which are now ubiquitous, provide a unique...[Show more]
|Collections||ANU Research Publications|
|Access Rights:||Open Access|
Items in Open Research are protected by copyright, with all rights reserved, unless otherwise indicated.