OpenMP on the low-power TI keystone II ARM/DSP system-on-chip
Date
Authors
Stotzer, Eric
Jayaraj, Ajay
Ali, Murtaza
Friedmann, Arnon
Mitra, Gaurav
Rendell, Alistair P.
Lintault, Ian
Journal Title
Journal ISSN
Volume Title
Publisher
Access Statement
Abstract
The Texas Instrument (TI) Keystone II architecture integrates an octa-core C66X DSP with a quad-core ARM Cortex A15 MPCore processor in a non-cache coherent shared memory environment. This System-on-a-Chip (SoC) offers very high Floating Point Operations per second (FLOPS) per Watt, if used efficiently. This paper reports an initial attempt at developing a bare-metal OpenMP runtime for the C66X multi-core DSP using the Open Event Machine RTOS. It also outlines an extension to OpenMP that allows code to run across both the ARM and the DSP cores simultaneously. Preliminary performance data for OpenMP constructs running on the ARM and DSP parts of the SoC are given and compared with other current processors.
Description
Keywords
Citation
Collections
Source
Type
Book Title
OpenMP in the Era of Low Power Devices and Accelerators - 9th International Workshop on OpenMP, IWOMP 2013, Proceedings
Entity type
Publication