Systolic architectures for parallel implementation of digital filters
| dc.contributor.author | Zhou, Bing Bing | |
| dc.date.accessioned | 2017-12-20T23:46:10Z | |
| dc.date.available | 2017-12-20T23:46:10Z | |
| dc.date.copyright | 1988 | |
| dc.date.issued | 1988 | |
| dc.date.updated | 2017-11-22T23:06:51Z | |
| dc.format.extent | x, 123 leaves | |
| dc.identifier.other | b1695963 | |
| dc.identifier.uri | http://hdl.handle.net/1885/138419 | |
| dc.language.iso | en | en_AU |
| dc.subject.lcsh | Signal processing Digital techniques | |
| dc.subject.lcsh | Systolic array circuits | |
| dc.subject.lcsh | Computer architecture | |
| dc.title | Systolic architectures for parallel implementation of digital filters | en_AU |
| dc.type | Thesis (PhD) | en_AU |
| dcterms.valid | 1988 | en_AU |
| local.contributor.affiliation | The Australian National University | en_AU |
| local.description.notes | Thesis (Ph.D.)--Australian National University, 1988. This thesis has been made available through exception 200AB to the Copyright Act. | en_AU |
| local.identifier.doi | 10.25911/5d6f9be3e31b4 | |
| local.identifier.proquest | Yes | |
| local.mintdoi | mint | |
| local.type.degree | Doctor of Philosophy (PhD) | en_AU |
Downloads
Original bundle
1 - 1 of 1