Skip navigation
Skip navigation

Implementation and optimization of the OpenMP accelerator model for the TI Keystone II architecture

Mitra, Gaurav; Stotzer, Eric; Jayaraj, Ajay; Rendell, Alistair


The TI Keystone II architecture provides a unique combination of ARM Cortex-A15 processors with high performance TI C66x floating-point DSPs on a single low-power System-on-chip (SoC). Commercially available systems such as the HP Proliant m800 and nCore

CollectionsANU Research Publications
Date published: 2014
Type: Conference paper
Source: LNCS 8766 - Using and Improving OpenMP for Devices, Tasks, and More
DOI: 10.1007/978-3-319-11454-5


There are no files associated with this item.

Items in Open Research are protected by copyright, with all rights reserved, unless otherwise indicated.

Updated:  20 July 2017/ Responsible Officer:  University Librarian/ Page Contact:  Library Systems & Web Coordinator