

Room temperature writing of electrically conductive and insulating zones in silicon by nanoindentation

S. Ruffell,^{a)} K. Sears, J. E. Bradby, and J. S. Williams

Department of Electronic Materials Engineering, Research School of Physics and Engineering, Australian National University, Canberra, ACT 0200, Australia

(Received 12 December 2010; accepted 6 January 2011; published online 2 February 2011)

Conventional silicon devices are fabricated in the diamond cubic phase of silicon, so-called Si-I. Other phases of silicon such as Si-XII and Si-III can be formed under pressure applied by nanoindentation and these phases are metastable at room temperature and pressure. We demonstrate in this letter that such phases exhibit different electrical properties to normal (diamond cubic) silicon and exploit this to perform maskless, room temperature, electrical patterning of silicon by writing both conductive and insulating zones directly into silicon substrates by nanoindentation. Such processing opens up a number of potentially new applications without the need for high temperature processing steps. © 2011 American Institute of Physics. [doi:10.1063/1.3549191]

Fabrication of conventional semiconductor devices and silicon circuits in particular requires substantial thermal processing, particularly following dopant introduction and for metallization. If it were possible to pattern and dope semiconductors at room temperature, without many of the current lithography and thermal processing steps, this may open up a number of new applications.

Diamond cubic silicon can transform to several different phases under the application of indentation pressure and some of these phases are stable at room temperature and pressure. For example, at a pressure of ~ 11 GPa diamond-cubic Si-I undergoes a phase transformation to the metallic β -Sn (Si-II) phase. During subsequent pressure release, the Si-II phase undergoes further phase transformations with the particular end phases dependent on the unloading conditions.¹⁻⁴ Two such crystalline end phases that can result from nanoindentation are so-called Si-XII (R8)⁵ and Si-III (BC8).⁶ A fine-grained (< 100 nm grain size) polycrystalline zone composed of the mixture of these two phases is formed by slow unloading during nanoindentation. In previous studies, by the current authors, the volume ratio of Si-XII to Si-III has been found to be about 80% to 20% independent of indentation conditions.^{3,7,8} Despite a lack of experimental data, these high pressure crystalline phases are expected to be electrically conductive since Si-III appears to be semimetallic^{9,10} and recent theoretical studies have predicted Si-XII to be a narrow bandgap semiconductor,^{10,11} although no experimental verification is yet available. Conversely, at very fast unloading rates an amorphous silicon (a-Si) end phase can result from nanoindentation^{3,4} and this phase, despite the fact that electrical measurements have yet to be made on it, is expected to be electrically insulating. Furthermore, these indentation-induced zones are relatively stable under ambient conditions.^{1,3,12-14} In this paper we demonstrate that zones of Si-III and Si-XII are highly electrically conducting, whereas pressure-induced a-Si is insulating, leading to the ability to directly “write” conductive and insulating regions in crystalline and amorphous Si substrates by nanoindentation. These results are potentially significant for fabricating

novel electronic device structures, in particular, for directly fabricating active devices at room temperature in silicon by a controlled indentation process without the need for conventional lithography.

Two types of sample structure were used to investigate the electrical conductivity of the zones of phase-transformed Si formed by nanoindentation. The first structure (“through-wafer”) was fabricated in Czochralski grown single crystal Si(100) doped with boron to a resistivity of 10–20 Ω cm (background doping of $\sim 10^{15}$ cm⁻³). A surface (insulating) amorphous layer (90 nm) was formed in the c-Si wafer by Si ion-implantation [see Fig. 1(a)]. Boron was implanted to a fluence of either 10^{14} or 10^{15} cm⁻² into this surface amorphous layer (average concentration of $\sim 5 \times 10^{18}$ to 5×10^{19} cm⁻³). Before indentation and electrical measurements, the a-Si layer was relaxed by annealing for 30 min at 450 °C, a step that was necessary to be able to induce phase transformations by nanoindentation.³ Nanoindentation was performed to create a phase-transformed zone extending




FIG. 1. (Color online) (a) Schematic and XTEM image of a phase-transformed zone formed through a thin surface a-Si layer in the through-wafer sample structures. The polycrystalline structure of a zone of Si-III/Si-XII formed using a spherical indenter is clearly visible in the XTEM. (b) Conductive AFM scans of indents made using a Berkovich indenter tip. Fast unloading is used to form a zone of pressure-induced a-Si. Also shown is slow unloading, where the end phase is Si-III/Si-XII and appears as the bright region in the conductive AFM scan.

^{a)} Author to whom correspondence should be addressed. Electronic mail: simon.ruffell@anu.edu.au. FAX: +61 (0)2 6125 0511.

from the surface through the a-Si layer to the substrate [Fig. 1(a)]. The cross-sectional transmission electron microscopy (XTEM) image in Fig. 1(a) shows such a polycrystalline zone extending from the surface through the surface a-Si layer into the c-Si substrate. Here the zone is formed composed of Si-III and Si-XII (see introduction). The conductivity was probed in the vertical direction through a single indent either *in situ* via a conducting (boron-doped) diamond indenter tip or *ex situ* by conductive atomic force microscopy (AFM). The nanoindentation and *in situ* electrical measurements were performed on a Hysitron Triboindenter, Minneapolis fitted with the *nanoECR* system. These *in situ* electrical measurements have been described in detail elsewhere.¹⁵

Figure 1(b) shows conductive AFM scans over indents formed by slow and rapid unloading as an example of insulating and conductive regions created directly by pressing a Berkovich (shaped) indenter tip onto a Si surface. For fast unloading, a zone of pressure-induced a-Si is formed through the original a-Si layer. An insulating region is observed in the scanned area. In this case, the *in situ* electrical measurements achieved with the conducting tip confirmed that a phase transformation to the highly conducting Si-II phase occurred on loading and an insulating (a-Si) phase formed on unloading. In contrast, during slow unloading, a zone of Si-III/Si-XII is formed [similar to that shown in the XTEM figure in Fig. 1(a)], and a region of high conductivity is observed over the area of the indent. This simple demonstration illustrates the high conductivity of the zone composed of Si-III and Si-XII compared with the electrically insulating behavior of a-Si. Finally, *in situ* measurements with the conducting diamond indenter tip showed that the zones of Si-III/Si-XII formed by nanoindentation are at least three orders of magnitude more conductive than the surrounding a-Si.¹⁶

The second pair of structures was fabricated in silicon-on-insulator (SOI) wafers and as such these are referred to as the “resistive bar structures” (Fig. 2(a)). These structures allowed quantitative resistivity measurements to be made on zones of mixed phase Si-III/Si-XII or a-Si. The SOI wafer consists of a 180 nm crystalline, Czochralski grown, Si(100) layer (low level background doping of boron at $\sim 10^{15} \text{ cm}^{-3}$) on a 200 nm layer of SiO₂ on a crystalline silicon substrate. For measurements on zones of Si-III/Si-XII, heavily doped (p⁺) contact pads (to facilitate low resistivity Ohmic contacts) were made to two sides of the structure by boron implantation of 30 keV to a fluence of 10^{15} cm^{-2} , followed by annealing at 900 °C for 30 min to activate the boron. A 20 μm wide strip of amorphous silicon (a-Si) was formed between the contact pads and extending to the buried SiO₂ layer, using Si ion-implantation. This a-Si layer was then relaxed by annealing at 450 °C for 30 min. In some cases, boron to fluences of 10^{14} or 10^{15} cm^{-2} at 30 keV was implanted into this a-Si strip. Thus the a-Si strip electrically isolates the two (contact) sides of the sample. A series of overlapping indents was then made across the a-Si strip to form a continuous bar of Si-III/Si-XII that electrically connects the two contact pads. Alternatively, for measurements on indentation-induced a-Si, a p⁺ mesa structure was fabricated by patterning and etching down to the SiO₂ layer [see right hand schematic in Fig. 2(a)]. In this case a series of overlapping indents were made under conditions that formed an a-Si bar extending across the mesa to electrically isolate opposite contact regions of the mesa. Optical microscope




FIG. 2. (Color online) Summary of the resistive bar structures and results for measurements of Si-III/Si-XII and a-Si zones. Schematics (a) showing both the Si-III/Si-XII bar written across the a-Si strip (left figure) and the c-Si mesa structure into which the a-Si bars are written (right figure). I-V measurements (b) clearly show the low resistivity of the Si-III/Si-XII zone and high resistivity of the a-Si lines.

images of such lines across both the a-Si strip and c-Si mesa are also shown in Fig. 2(a). The indent-lines were made using an ultra-micro-indentation-system (UMIS) 2000, Australian Scientific Instruments Pty Ltd., Canberra with a spherical diamond indenter of $\sim 10 \mu\text{m}$ radius. A maximum load of 200 mN was used for each indent which ensures phase transformation of a zone extending from immediately under the indenter contact to the SiO₂ layer. The indentation conditions were chosen to form either Si-III/Si-XII or a-Si zones. The zones of Si-III and Si-XII have the same polycrystalline structure and volume ratio of the two phases as those made for the through tip measurements (measured by Raman microspectroscopy previously—see introduction).^{3,7,8,16} Thus, the cross-sectional area of the line is well defined (i.e., depth of 180 nm and width of $\sim 4 \mu\text{m}$). An I-V probe station was used to measure the resistance between the contact pads before and after formation of the bars of Si-III/Si-XII or a-Si.

Figure 2(b) shows the I-V characteristics extracted from the SOI resistance bar structure before and after indentation to form a line of Si-III/Si-XII material. The resistance of the Si-III/Si-XII bar can be estimated by applying a linear fit to the I-V curves in Fig. 2(b), giving resistance of $\sim 1 \text{ M}\Omega$ for the entire a-Si strip before indenting, and $\sim 3 \text{ k}\Omega$ for the 4 μm wide indented bar containing $10^{15} \text{ boron cm}^{-2}$. Hence, the resistivity of the bar is $\sim 0.01 \Omega \text{ cm}$, noting that the resistivity of the starting single crystal layer is 14–22 $\Omega \text{ cm}$.

Figure 2(b) also shows that an indentation-induced a-Si bar is effective at electrically isolating the c-Si contact pads across the mesa, with the resistance measured between opposite corners of the structure increasing by over an order of magnitude. This indicates that the pressure-induced a-Si, as

TABLE I. Summary of the electrical measurements made on the zones of Si-III/Si-XII and a-Si formed by nanoindentation. The conductivity of the Si-III/Si-XII zones increases with boron content. The nanoindentation-induced a-Si is electrically insulating.

Material	Details	Resistance
Conductive Si-III/Si-XII	$\sim 10^{11}$ B cm $^{-2}$	15–40 k Ω
	10^{14} B cm $^{-2}$	4 k Ω
	10^{15} B cm $^{-2}$	3 k Ω
Insulating a-Si	No bar	5 k Ω
	1 bar	50 k Ω
	2 bars	1 M Ω
	2 bars+annealing	25 M Ω

expected, is electrically insulating with respect to c-Si and the Si-III/Si-XII material. After indenting a second bar (effectively doubling the volume of a-Si), the resistance increases further to 1 M Ω . The increase in resistance is greater for the second a-Si bar than for the first. We attribute this to nonuniformities in the indented line which is formed by overlapping a series of indents (this can be seen in the optical image) and/or to the fact that the first line is at the mesa edge. Nevertheless, the resistance of the structure is increased by over two orders of magnitude by forming two narrow a-Si bars of total width around 8 μ m. Annealing the indentation-induced a-Si at low temperature (300 $^{\circ}$ C) further increases the resistance to 25 M Ω , an overall increase of close to four orders of magnitude. This effect is similar to that in ion implanted silicon where annealing is known to cause structural relaxation, with a related decrease in the number of defects and dangling bonds in the amorphous network.¹⁷

Table I summarizes the resistance measurements made on the Si-III/Si-XII conductive bars and the insulating a-Si bars. The measured conductivity of zones of Si-III/Si-XII can be qualitatively understood in terms of what is already known about these phases. They are expected to be highly conducting given that Si-III formed in a high pressure cell was found previously to be a semimetal with an estimated hole concentration of around 5×10^{20} cm $^{-3}$ (Ref. 9) and Si-XII is predicted to be a narrow bandgap semiconductor.^{10,11} Indeed, the resistivity of the Si-III/Si-XII in our case is ~ 0.01 Ω cm, which is approximately five times higher than that of single crystal Si-I doped to the same level (0.002 Ω cm)¹⁸ but comparable or lower than that of similarly fine-grained polycrystalline Si-I.^{18,19} What is more difficult to understand is that the conductivity of the high pressure phases is increased with boron content in the a-Si prior to indentation. This suggests that boron is electrically activated in the mixed Si-III/Si-XII phases immediately following indentation. Based on the already high hole concentration in the Si-III phase, we believe that the dominant doping effect occurs in the Si-XII (semiconducting) phase. Further details of this aspect will be discussed in detail in a forthcoming publication on the electrical properties of Si-XII.¹⁶ Suffice it to say here that the bar with the highest boron concentration exhibits good Ohmic behavior (see I-V characteristics in Fig. 2). This is consistent with high doping of the Si-XII phase where any internal electrical contacts between crystallites of Si-III and Si-XII in the mixed phase would be expected to be Ohmic, as would the contact be-

tween the Si-III/Si-XII zone and surrounding (p-type) crystalline Si-I. Conversely, the I-V characteristics of the lower boron concentration cases in Table I (not shown) exhibit Schottky behavior.¹⁶

It is worth noting that single step writing of nano- to microscale zones of Si-III/Si-XII and a-Si is possible using specially shaped indenter tips (e.g., a wedge indenter to write lines) and this approach could eliminate uncertainties in the exact composition of the phase-transformed zones associated with overlapping indents. This would provide more consistent electrical properties as variations in geometry and zone composition would be eliminated. Finally, the writing of conductive regions is not limited to zones composed of Si-III/Si-XII. It has been shown previously that low temperature annealing (≥ 200 $^{\circ}$ C) transforms Si-III/Si-XII back to polycrystalline Si-I.⁷ Thus, indentation followed by a low temperature annealing step can allow patterning of polycrystalline Si-I.

In summary we have shown that zones composed of a mixture of Si-III and Si-XII, formed by nanoindentation, are highly electrically conducting compared to the electrically insulating behavior of a-Si formed by indentation. Furthermore the conductivity can be controlled by boron doping, which can be incorporated into active sites in the mixed Si-III/Si-XII phase by indentation at room temperature without the need for an annealing step. In principle, a range of pattern shapes and sizes ranging from nm to cm can be formed using appropriate indenter geometries and loading conditions. This opens up exciting possibilities for room temperature, maskless processing of silicon.

The authors gratefully acknowledge financial support from the Australian Research Council (Grant No. DP0879940).

- ¹J. E. Bradby, J. S. Williams, J. Wong-Leung, M. V. Swain, and P. Munroe, *Appl. Phys. Lett.* **77**, 3749 (2000).
- ²V. Domnich, Y. Gogotsi, and S. Dub, *Appl. Phys. Lett.* **76**, 2214 (2000).
- ³B. Haberl, J. E. Bradby, S. Ruffell, J. S. Williams, and P. Munroe, *J. Appl. Phys.* **100**, 013520 (2006).
- ⁴T. Juliano, Y. Gogotsi, and V. Domnich, *J. Mater. Res.* **18**, 1192 (2003).
- ⁵J. Crain, G. J. Ackland, J. R. Maclean, R. O. Piltz, P. D. Hatton, and G. S. Pawley, *Phys. Rev. B* **50**, 13043 (1994).
- ⁶R. H. Wentorf, Jr. and J.S. Kasper, *Science* **139**, 338 (1963).
- ⁷S. Ruffell, J. E. Bradby, and J. S. Williams, *Appl. Phys. Lett.* **90**, 131901 (2007).
- ⁸S. Ruffell, B. Haberl, S. Koenig, J. E. Bradby, and J. S. Williams, *J. Appl. Phys.* **105**, 093513 (2009).
- ⁹J. M. Besson, E. H. Mokhtari, J. Gonzalez, and G. Weill, *Phys. Rev. Lett.* **59**, 473 (1987).
- ¹⁰B. D. Malone, J. D. Sau, and M. L. Cohen, *Phys. Rev. B* **78**, 035210 (2008).
- ¹¹B. D. Malone, J. D. Sau, and M. L. Cohen, *Phys. Rev. B* **78**, 161202(R) (2008).
- ¹²V. Domnich and Y. Gogotsi, *Rev. Adv. Mater. Sci.* **3**, 1 (2002).
- ¹³S. Ruffell, J. E. Bradby, and J. S. Williams, *Appl. Phys. Lett.* **89**, 091919 (2006).
- ¹⁴I. Zarudi, L. C. Zhang, and M. V. Swain, *J. Mater. Res.* **18**, 758 (2003).
- ¹⁵S. Ruffell, J. E. Bradby, and J. S. Williams, *J. Mater. Res.* **22**, 578 (2007).
- ¹⁶S. Ruffell (unpublished).
- ¹⁷S. Roorda, S. Doorn, W. C. Sinke, P. M. L. O. Scholte, and E. v. Loenen, *Phys. Rev. Lett.* **62**, 1880 (1989).
- ¹⁸W. E. Beadle, J. C. C. Tsai, and R. D. Plummer, *Quick Reference Manual for Silicon Integrated Circuit Technology* (Wiley, New York, 1985).
- ¹⁹B. Ai, H. Shen, Z. Liang, Z. Chen, G. Kong, and X. Liao, *Thin Solid Films* **497**, 157 (2006).