Open Research will be unavailable from 8am to 8.30am on Monday 21st July 2025 due to scheduled maintenance. This maintenance is to provide bug fixes and performance improvements. During this time, you may experience a short outage and be unable to use Open Research.
 

Performance analysis of a Digital Phase-Locked Loop with a Hyperbolic Nonlinearity

Date

Authors

Sithamparanathan, Kandeepan
Reisenfeld, Sam

Journal Title

Journal ISSN

Volume Title

Publisher

Institute of Electrical and Electronics Engineers (IEEE Inc)

Abstract

The treatment of phase locked loops (PLL) has been heavily looked into over the past several decades on its performances and analysis, and is a very old topic. However the usage of it has never been reduced with the rapid evolvement of various open loop and closed loop systems. In this paper we analyse the performance of an arctan based digital phase locked loop (DPLL) with a hyperbolic nonlinearity for single-tone carrier tracking. We purposely introduce the nonlinearity for improved performance of the closed loop system. We look at the acquisition performance of the DPLL by considering the phase plane portrait and the lock-in range of the loop. The steady state (SS) performance of the loop is analysed by considering the open loop SS statistical distribution of the phase noise.

Description

Citation

Source

Proceedings of the 5th International Conference on Information, Communications and Signal Processings (ICICS 2005)

Book Title

Entity type

Access Statement

License Rights

DOI

Restricted until