Skip navigation
Skip navigation

32nm embedded DRAM reaching 400MHz and 0.1mm/Mb on a low cost and low power process

Vernet, M.; Jeantet, O.; Parashar, A.; Degoirat, H.; Verma, P.K.; Yadav, S.K.; Chawla, K.; Atif, Muhammad; Handa, T.; Sharad, S.; Penaka, G P


This paper presents an embedded DRAM memory design on 32nm Low Power process using recently introduced Capacitor Over Low-K (COLK) bitcell architecture [1]. It consists in the 1st functional silicon demonstration of 32nm embedded DRAM macrocell with unrivalled density of 0.1mm2/Mbit. The memory features a high performance sense amplifier with tunable reference level, an overdriven reliability-friendly row decoder with adjusted voltage and a low swing although flexible data transfer scheme....[Show more]

CollectionsANU Research Publications
Date published: 2011
Type: Conference paper
Source: 3rd IEEE International Memory Workshop, IMW 2011
DOI: 10.1109/IMW.2011.5873202


File Description SizeFormat Image
01_Vernet_32nm_embedded_DRAM_reaching_2011.pdf629 kBAdobe PDF    Request a copy

Items in Open Research are protected by copyright, with all rights reserved, unless otherwise indicated.

Updated:  22 January 2019/ Responsible Officer:  University Librarian/ Page Contact:  Library Systems & Web Coordinator