Skip navigation
Skip navigation

OpenMP on the Low-Power TI Keystone II ARM/DSP System-on-Chip

Stotzer, Eric; Jayaraj, Ajay; Ali, Murtaza; Friedmann, Arnon; Mitra, Gaurav; Rendell, Alistair; Lintault, Ian

Description

The Texas Instrument (TI) Keystone II architecture integrates an octa-core C66X DSP with a quad-core ARM Cortex A15 MPCore processor in a non-cache coherent shared memory environment. This System-on-a-Chip (SoC) offers very high Floating Point Operations

CollectionsANU Research Publications
Date published: 2013
Type: Journal article
URI: http://hdl.handle.net/1885/66522
Source: Lecture Notes in Computer Science (LNCS)
DOI: 10.1007/978-3-642-40698-0_9

Download

File Description SizeFormat Image
01_Stotzer_OpenMP_on_the_Low-Power_TI_2013.pdf202.2 kBAdobe PDF    Request a copy


Items in Open Research are protected by copyright, with all rights reserved, unless otherwise indicated.

Updated:  20 July 2017/ Responsible Officer:  University Librarian/ Page Contact:  Library Systems & Web Coordinator