Skip navigation
Skip navigation

WADE: Writeback-Aware Dynamic CachE management for NVM-based main memory system

Wang, Zhe; Shan, Shuchang; Cao, Ting; Gu, Junli; Xu, Yi; Mu, Shuai; Xie, Yuan; Jimenez, Daniel A

Description

Emerging Non-Volatile Memory (NVM) technologies are explored as potential alternatives to traditional SRAM/DRAM-based memory architecture in future microprocessor design. One of the major disadvantages for NVM is the latency and energy overhead associated

CollectionsANU Research Publications
Date published: 2013
Type: Journal article
URI: http://hdl.handle.net/1885/64406
Source: ACM Transactions on Architecture and Code Optimization
DOI: 10.1145/2555289.2555307

Download

File Description SizeFormat Image
01_Wang_WADE:_Writeback-Aware_Dynamic_2013.pdf2.56 MBAdobe PDF    Request a copy


Items in Open Research are protected by copyright, with all rights reserved, unless otherwise indicated.

Updated:  20 July 2017/ Responsible Officer:  University Librarian/ Page Contact:  Library Systems & Web Coordinator