WADE: Writeback-Aware Dynamic CachE management for NVM-based main memory system
Emerging Non-Volatile Memory (NVM) technologies are explored as potential alternatives to traditional SRAM/DRAM-based memory architecture in future microprocessor design. One of the major disadvantages for NVM is the latency and energy overhead associated
|Collections||ANU Research Publications|
|Source:||ACM Transactions on Architecture and Code Optimization|
|01_Wang_WADE:_Writeback-Aware_Dynamic_2013.pdf||2.56 MB||Adobe PDF||Request a copy|
Items in Open Research are protected by copyright, with all rights reserved, unless otherwise indicated.