Skip navigation
Skip navigation

Programming the Adapteva Ephipany 64-core network-on-chip coprocessor

Varghese, Anish; Edwards, Robert; Mitra, Gaurav; Rendell, Alistair

Description

Energy efficiency is the primary impediment in the path to exascale computing. Consequently, the high-performance computing community is increasingly interested in low-power high-performance embedded systems as building blocks for large-scale high-performance systems. The Adapteva Epiphany architecture integrates low-power RISC cores on a 2D mesh network and promises up to 70 GFLOPS/Watt of theoretical performance. However, with just 32 KB of memory per eCore for storing both data and code,...[Show more]

CollectionsANU Research Publications
Date published: 2017
Type: Journal article
URI: http://hdl.handle.net/1885/247402
Source: International Journal of High Performance Computing Applications
DOI: 10.1177/1094342015599238

Download

File Description SizeFormat Image
01_Varghese_Programming_the_Adapteva_2017.pdf2.77 MBAdobe PDF    Request a copy


Items in Open Research are protected by copyright, with all rights reserved, unless otherwise indicated.

Updated:  19 May 2020/ Responsible Officer:  University Librarian/ Page Contact:  Library Systems & Web Coordinator