

Suppression of interdiffusion in GaAs/AlGaAs quantum-well structure capped with dielectric films by deposition of gallium oxide

L. Fu,^{a)} J. Wong-Leung, P. N. K. Deenapanray, H. H. Tan, and C. Jagadish
*Department of Electronic Materials Engineering, Research School of Physical Sciences and Engineering,
The Australian National University, Canberra, ACT 0200, Australia*

Bin Gong and R. N. Lamb
*Surface Science and Technology, School of Chemical Sciences, University of New South Wales, Sydney,
NSW 2052, Australia*

R. M. Cohen and W. Reichert
Department of Materials Science and Engineering, University of Utah, Salt Lake City, Utah 84112

L. V. Dao and M. Gal
School of Physics, University of New South Wales, Sydney 2052, Australia

(Received 24 September 2001; accepted for publication 5 July 2002)

In this work, different dielectric caps were deposited on the GaAs/AlGaAs quantum well (QW) structures followed by rapid thermal annealing to generate different degrees of interdiffusion. Deposition of a layer of Ga_xO_y on top of these dielectric caps resulted in significant suppression of interdiffusion. In these samples, it was found that although the deposition of Ga_xO_y and subsequent annealing caused additional injection of Ga into the SiO_2 layer, Ga atoms were still able to outdiffuse from the GaAs QW structure during annealing, to generate excess Ga vacancies. The suppression of interdiffusion with the presence of Ga vacancies was explained by the thermal stress effect which suppressed Ga vacancy diffusion during annealing. It suggests that Ga_xO_y may therefore be used as a mask material in conjunction with other dielectric capping layers in order to control and selectively achieve impurity-free vacancy disordering. © 2002 American Institute of Physics. [DOI: 10.1063/1.1503857]

I. INTRODUCTION

Over the past several years, as a powerful postgrowth technique, quantum well intermixing¹ (QWI) has been studied extensively. QWI happens through the compositional intermixing (interdiffusion) of the well and barrier atoms in the III–V heterostructure, due to the thermal diffusion of point defects (vacancies or interstitials). Among the various techniques^{2–5} used to create intermixing, impurity free vacancy disordering (IFVD) has been considered to be the most promising technique for device applications due to its simplicity, low optical losses, and low residual damage.^{6,7} However, to realize the monolithic integration of optoelectronic (or photonic) components of different band gap energies across the wafer, which is the main purpose and advantage of QWI, it is essential for the method of intermixing itself to have area selectivity. Unlike ion implantation which is spatially selective, selectivity for IFVD can only be achieved by applying a capping layer which promotes intermixing and another capping layer which prevents intermixing to different regions of the sample. Usually, SiO_2 is used to induce IFVD and Si_3N_4 is used to inhibit intermixing. However, some experiments^{8,9} pointed out that under certain deposition conditions, Si_3N_4 also enhanced interdiffusion. Recently, much effort has been made to find a way to suppress and thus control intermixing. For example, some studies^{10–13} found

that by modifying the properties of the dielectric caps, intermixing could be suppressed. On the other hand, it was proposed¹⁴ that by depositing a dielectric film onto the GaAs surface of a quantum well (QW) structure, the mismatch in thermal expansion coefficient between these two materials will cause thermal stress at the near-interface regions of dielectric film and QW structure during the annealing process. The type of the thermal stress (whether it is compressive or tensile) generated at the surface of the QW structure will in turn affect the diffusion of Ga vacancies and the extent of intermixing. However, although this thermal stress issue was also considered as a factor affecting IFVD by other researchers,^{10,15} no detailed study has been further reported. To confirm the role of thermal stress in the IFVD process and thus to use it to realize selectivity and controllability of IFVD, in this work, a layer of Ga_xO_y was deposited onto the GaAs/AlGaAs QW structures which were predeposited with different dielectric films, including SiO_2 , Si_3N_4 , and spin-on glass (SOG). The Ga_xO_y layer was selected since the thermal expansion coefficient of Ga_2O_3 is $7.3 \times 10^{-6} \text{ }^\circ\text{C}$ (obtained by averaging the thermal expansion coefficients along a and c axes of $\alpha\text{-Ga}_2\text{O}_3$)¹⁶ which is larger than those of the predeposited dielectric films and even GaAs.¹⁷ It was found that in all cases, with the deposition of Ga_xO_y layers, interdiffusion was significantly suppressed in the QWs after annealing. To reveal the reason for the suppression of interdiffusion, two possibilities are considered: the suppression of Ga outdiffusion from QW structure to the dielectric film (predeposited)

^{a)}Electronic mail: ful109@rsphysse.anu.edu.au

due to the deposition of Ga_xO_y layer which may provide additional source of Ga to saturate the dielectric layer; or the suppression of vacancy diffusion due to the change of the thermal stress in the QW structure as a result of the large thermal expansion coefficient of the Ga_xO_y layer. X-ray photoelectron spectroscopy (XPS) and cross-sectional transmission electron microscopy (XTEM) measurements were carried out to clarify this problem.

II. EXPERIMENTS

The QW structure used in this experiment was grown on a semi-insulating (100) GaAs substrate by metalorganic chemical vapor deposition (MOCVD). It consisted of four GaAs QWs, $QW1$, $QW2$, $QW3$, $QW4$ with different thicknesses, 1.4, 2.3, 4.0, 8.5 nm (from surface). Each QW was sandwiched between two 50 nm $\text{Al}_{0.54}\text{Ga}_{0.46}\text{As}$ barriers. The structure was then terminated with a 40 nm GaAs capping-layer to prevent oxidation of the $\text{Al}_{0.54}\text{Ga}_{0.46}\text{As}$ layer. All layers were undoped and grown at 750 °C. Three pieces of 1 cm×1 cm samples were cleaved from the wafer, deposited with three types of dielectric films, SiO_2 , Si_3N_4 , and spin-on glass, to the thickness of 150–200 nm. Both SiO_2 and Si_3N_4 were deposited by plasma enhanced chemical vapor deposition (PECVD) using $\text{N}_2\text{O}/\text{SiH}_4$ and NH_3/SiH_4 flow, respectively, at 35 °C. The SOG film was formed by spinning commercial liquid silica on the sample surface at a speed of 3000 rpm for 30 s followed by subsequent baking at 400 °C for 15 min. Half of each dielectric film capped sample were then covered with ~90 nm Ga_xO_y by MOCVD using N_2O and trimethylgallium as sources at a temperature of 600 °C for 20 min. As to the other half of the sample, part of the dielectric film was etched off in 10% HF to provide an uncapped reference region. All the samples were then rapid thermally annealed (RTA) at 900 °C for 60 s. During annealing, the etched samples were protected from excessive loss of As by using the proximity capping technique. Low temperature (12 K) photoluminescence (PL) was performed using a green He–Ne laser (543.5 nm) as excitation source and the signal was detected by silicon charge coupled device through a 0.27 m monochromator. XPS (using a VG ESCALAB 220-iXL spectrometer with the monochromated $\text{AlK}\alpha$ x-ray source) and XTEM (using a Philips CM 300 microscope) measurements were performed on selected samples.

III. RESULTS AND DISCUSSIONS

Figure 1 shows the PL spectra from four samples, (a) as-grown, (b) as-grown+RTA, (c) as-grown+ SiO_2 (PECVD)+RTA and (d) as-grown+ SiO_2 (PECVD)+ Ga_xO_y +RTA. The four peaks in spectrum (a) originate from the four QWs in the structure. It can be seen that after RTA [spectrum (b)], the four peaks are shifted to lower wavelengths due to thermal intermixing and with the SiO_2 capping layer [spectrum (c)], they are shifted further, as normally observed in the IFVD process. Meanwhile, the disappearance of the peak from $QW1$ was observed as a consequence of three possibilities,¹⁸ (i) accumulation of nonradiative defect centres in the near-surface region, (ii) complete intermixing of $QW1$, or (iii) change of well com-




FIG. 1. PL spectra for the 4 QWs GaAs/AlGaAs samples which were (a) as-grown, (b) as-grown and annealed, (c) deposited with SiO_2 and annealed, (d) deposited with both SiO_2 and Ga_xO_y and annealed. E_1 and E_2 are the energy shifts obtained by comparing spectra (c) and (d) between the reference spectrum (b), respectively.

position which makes $QW1$ indirect. However, for the sample with Ga_xO_y on top of the SiO_2 , spectrum (d) exhibits a significant redshift compared with spectra (b) and (c) in all QWs indicating that interdiffusion was suppressed.

The energy shifts E_1 and E_2 labeled in Fig. 1 for $QW3$ are tabulated in Table I, which are obtained by comparing spectra (c) and (d) with the annealed reference sample spectrum (b), respectively. The positive value of E_1 means that SiO_2 capping enhanced intermixing (in addition to thermal intermixing) by IFVD, whilst the negative value of E_2 reveals that for the sample capped with both SiO_2 and Ga_xO_y , not only was IFVD totally suppressed, but also the thermally induced intermixing was partially inhibited. Similar phenomena were observed for the Si_3N_4 and SOG capped samples, as shown in Table I. As expected, for the samples covered only with SiO_2 , Si_3N_4 , or SOG, different blue shifts of PL energy (positive values of E_1) were obtained in addition to thermal intermixing. Both PECVD and spin-on SiO_2 generated more intermixing than Si_3N_4 while the SOG film generated more intermixing than PECVD SiO_2 . However, after the deposition of Ga_xO_y , interdiffusion promoted by IFVD together with part of thermal interdiffusion was suppressed (negative value of E_2) in all cases.

To investigate whether there is any change in the properties of the dielectric films due to the introduction of Ga_xO_y

TABLE I. PL energy shifts for $QW3$ obtained by comparing PL spectra in Fig. 1 labeled as E_1 , between spectrum (c) of the SiO_2 capped sample and spectrum (b) of the annealed reference sample, and E_2 , between spectrum (d) of the SiO_2 + Ga_xO_y capped sample and spectrum (b) of the annealed reference sample. E_1 and E_2 for the samples capped with PECVD Si_3N_4 and SOG films are also shown in Table I.

	E_1 (meV)	E_2 (meV)
PECVD SiO_2	17.94	-28.95
PECVD Si_3N_4	14.48	-20.07
Spin-on SiO_2	33.69	-8.98




FIG. 2. XPS in-depth profiles of Ga, Si, O, and As for the samples which were (a) deposited with both SiO₂ and Ga_xO_y (but not annealed) and (b) deposited with both SiO₂ and Ga_xO_y and annealed.

during the deposition and annealing processes, the XPS in-depth profiling was performed using monochromated Al K α x-ray source and Ar-ion sputtering at 5 keV beam energy. The profiles of O, Si, Ga, and As were measured by recording the O 1s, Si 2s, Ga 2p_{3/2}, and As 3d photoelectron spectra respectively on two Ga_xO_y deposited samples: (a) as-grown+PECVD SiO₂+Ga_xO_y (as-deposited), (b) as-grown+PECVD SiO₂+Ga_xO_y (annealed), as shown in Fig. 2. It can be seen from Fig. 2(a) that, prior to annealing, there is already some Ga (~2%–5%) in the SiO₂ layer, which means that during the 600 °C, 20 min deposition process of Ga_xO_y, Ga atoms were injected from the Ga_xO_y and/or QW structure. The Ga_xO_y film deposited on our sample is Ga rich with the composition of Ga_{0.56}O_{0.44}. After the RTA at 900 °C for 60 s, the film became less Ga rich with the composition of Ga_{0.51}O_{0.49} and a change in the shape of the Ga 2p profile at the SiO₂/GaAs interface region can be observed, as shown in Fig. 2(b). To examine whether the injection of Ga during the deposition and annealing processes of Ga_xO_y layer affected the outdiffusion of the Ga atoms from the QW structure, a close comparison of the Ga 2p and Si 2s spectra between the two Ga_xO_y capped samples at the SiO₂/GaAs interface region is displayed in Fig. 3. The spectra from the sample without Ga_xO_y capping (but with SiO₂ and RTA) are also plotted in Fig. 3. Since the total thickness of the dielectric layers is different in these samples, the SiO₂/GaAs interfaces of all the spectra are normalized to correspond to the sputtering time at 1/e peak value of the Si 2s spectra. It is noted that the concentration of Ga in the SiO₂ layer capped with Ga_xO_y before RTA (solid squares) is higher than the




FIG. 3. Normalized XPS in-depth profiles for Ga, Si at the SiO₂/GaAs interfaces using the sputtering time at 1/e peak value of the Si 2s spectra for the samples which were: as-deposited with both SiO₂ and Ga_xO_y (squares), deposited with both SiO₂ and Ga_xO_y and annealed (circles), and deposited with only SiO₂ and annealed (triangles).

level of Ga which the uncapped (by Ga_xO_y) SiO₂ (solid triangles) accommodated during our experimental annealing condition. Nevertheless, this does not constitute a restraining force to completely suppress outdiffusion of Ga into the SiO₂+Ga_xO_y stacking layer from the underneath GaAs QW structure. It is clear in Fig. 3 that the annealed Ga_xO_y capped sample (solid circles) has a much diffused transition region in the Ga profile at the SiO₂/GaAs interface compared with that of the un-annealed sample (solid squares). Similar Ga profile with diffused transition region at the interface can also be observed in the sample encapsulated only with SiO₂ (solid triangles). It indicates that although the deposition of Ga_xO_y and subsequent annealing caused injection of Ga into the SiO₂ layer, it did not fully saturate the SiO₂ film, at least in a region adjacent to the SiO₂/GaAs interface. Gallium atoms were still able to outdiffuse from the GaAs QW structure, leaving behind an excess of vacancies which are expected to promote intermixing in addition to thermal intermixing. However, the PL results presented in Fig. 1 (curve (d) suggest that even with these vacancies in the sample, a blueshift smaller than the thermally induced intermixing is exhibited. To explain this, thermal stress effect¹⁴ during the IFVD process should be considered.

The mechanism of the IFVD process in GaAs-based system can be divided into two steps which happen almost simultaneously: (i) the generation of gallium vacancies (V_{Ga}), and (ii) the diffusion of V_{Ga}. The main factors which affect the generation of V_{Ga} are the film quality, the diffusion of native defects and the metallurgical reaction between GaAs substrate and the encapsulants.^{11,19} The diffusion of V_{Ga} was proposed to be affected by the stress imposed on the semiconductor by the encapsulant(s) in Ref. 14. When GaAs is under compressive stress, the vacancies generated by outdiffusion of Ga atoms into the encapsulant can be driven to diffuse deeper into the GaAs material to create interdiffusion. However, if the GaAs is under tensile stress, the vacancies will be trapped in the region under stress, making little contribution to interdiffusion. In our experiments, all samples, whether with or without Ga_xO_y, were processed from the same wafer and subjected to the same annealing conditions.

TABLE II. Thermal expansion coefficient, α , of the different materials used in this study.

Material	$\alpha(^{\circ}\text{C}^{-1})$
SiO ₂	0.52×10^{-6}
Si ₃ N ₄	2.8×10^{-6}
Ga ₂ O ₃	7.3×10^{-6}
GaAs	6.86×10^{-6}

Therefore, no major variation in the concentration of native defects should be expected from one sample to another. The XPS results showed that although the deposition and annealing of Ga_xO_y caused additional injection of Ga into the SiO₂ film which did change the properties of the SiO₂ and may affect the metallurgical reaction at the SiO₂/GaAs interface, it did not completely suppress the outdiffusion of Ga from the QW structure. Hence, generation of excess V_{Ga} may have been limited, but surely not totally eliminated. The complete suppression of IFVD after Ga_xO_y deposition, especially the partial suppression of thermal intermixing could be correlated only with the change of stress distribution which affects the diffusion of V_{Ga}.

As shown in Table II, due to the difference in thermal expansion between GaAs and the dielectric capping film (PECVD SiO₂, SOG, or Si₃N₄), during RTA, GaAs surfaces were all under compressive stress which is favourable for creation and diffusion of vacancies. Therefore, the V_{Ga} generated below encapsulant/GaAs interface diffused under compressive stress to initiate intermixing. However, the compressive stress generated by Si₃N₄ was obviously smaller than by the other two films, which may lead to a less efficient vacancy diffusion. In addition, Si₃N₄ film is not porous to Ga or As atoms,¹⁴ whereas SiO₂ is known to be a "sink" for Ga atoms. Thus, as illustrated by E_1 in Table I, the smallest energy shift was obtained in the sample covered by Si₃N₄. Between PECVD SiO₂ and SOG which have similar thermal expansion coefficients, the extent of interdiffusion depended only on the quality of capping layers. Our previous results^{20,21} have shown that under the experimental conditions used here, SOG (~9% voids) was more porous than PECVD SiO₂ (~3% voids). Consequently, more outdiffusion of Ga into the dielectric film and more injection of V_{Ga} into QW structure were expected for SOG than with PECVD SiO₂ film. Accordingly, larger PL energy shift was obtained in the SOG encapsulated structure.

With the deposition of Ga_xO_y on top of these dielectric films, the situation was different. During high temperature annealing, the overall thermal expansion coefficient of the Ga_xO_y+SiO₂ bilayer²² was greatly increased (due to the large value of the Ga_xO_y's thermal expansion coefficient), resulting in a much reduced or even eliminated compressive stress in the GaAs surface region below the dielectric film. The V_{Ga}, including vacancies generated below the encapsulant/GaAs interface by Ga outdiffusion and some of the grown-in vacancies, could not diffuse into the QW region to promote intermixing. Therefore, as suggested by the negative value of E_2 in Table I, no IFVD was obtained. The relationship between stress field distribution and the thermal




FIG. 4. XTEM micrographs of the sample: (a) deposited with SiO₂ and annealed at 900 °C for 60 s, (b) deposited with both SiO₂ and Ga_xO_y and annealed at 900 °C for 60 s. The enlargement of the GaAs/SiO₂ interface area of (a) and (b), defined by the white circle, is also shown, respectively.

expansion coefficient has not been established quantitatively yet. However, it is obvious that the stress field distribution in different samples was varied due to combination of different capping layers and as a result, intermixing was suppressed to a different extent (thus different E_2). In addition, the exact value of E_2 was also determined by the dielectric film quality (which affects the injection of Ga from both the Ga_xO_y layer and QW structure) and the grown-in defects in the sample. On the other hand, with the agglomeration of vacancies or other complexes arising from an increase in the As to Ga ratio in the near-surface region of GaAs due to the lack of compressive stress, the quality of the material might be degraded.¹⁴ Consequently, a reduction in the PL signal intensity was detected, as shown by spectrum (d) in Fig. 1.

XTEM analysis further confirms the earlier results and the proposed mechanism. Figure 4 displays XTEM micrographs of the samples (a) capped with PECVD SiO₂, and (b) capped with the same SiO₂ and then Ga_xO_y. Both samples were annealed at 900 °C for 60 s. Clearly, in the sample without the Ga_xO_y layer, some interdiffusion took place as implied by the blurred interfaces between the 4 QWs and their adjacent barriers, whereas with a Ga_xO_y layer the interfaces remained sharp indicating the suppression of intermixing. The GaAs/encapsulant interfaces in Figs. 4(a) and 4(b) are more clearly displayed in the enlargement of the encircled regions. A smooth and uniform dark layer can be observed at the interface in Fig. 4(a), which may be composed of Ga₂O₃ and As layers²³ formed due to the Ga atoms outdiffusion and/or their metallurgical reaction with SiO₂ during RTA. At the interface displayed in Fig. 4(b), a thinner layer can also be seen and as discussed earlier, this may be due to the suppression of Ga outdiffusion in this sample. Furthermore, a group of defects was observed below the dark layer. These defects were variable in size but had a typical average diameter of ~10 nm. Because of their small size, the nature of the defects could not be determined by electron diffraction. However, they appeared to be very similar to the

defects observed in the sample capped with a $\text{SiO}_2 + \text{Si}_3\text{N}_4$ bilayer shown in Ref. 14, where intermixing of QWs was also suppressed. It is likely that the formation of these defects was related to the thermal stress and was responsible for the degradation in PL intensity.

It should be noted that this thermal stress effect occurs only during annealing. No matter whether the as-deposited dielectric film is tensile or compressive, the decisive factor affecting interdiffusion is the thermal stress induced in the GaAs surface by the overall influence of the encapsulants. Therefore, for some of the recent reports on suppression of intermixing using SrF_2 , BaF_2 , CaF_2 , MgF_2 capping, or Ge, Al interlayer,^{24–27} it is worth considering carefully the effect of thermal stress in addition to the film quality, metallurgical reactions, and diffusion barrier effects, since all these layers have very different thermal expansion coefficients. Furthermore, new experiments should be designed to systematically study this effect to control intermixing and apply it to the device fabrication.

IV. SUMMARY

It is demonstrated that during the IFVD process, the diffusion of Ga vacancies depends highly on the stress field distribution in the semiconductor material. With the deposition of Ga_xO_y on top of the different dielectric films which are commonly used to promote interdiffusion, significant suppression of interdiffusion (especially including component of thermal intermixing) was observed. It was ascribed to the modification of stress field by the large thermal expansion coefficient of Ga_xO_y , suggesting that this method may be promising in achieving the controlled defect engineering required for any successful application of IFVD.

ACKNOWLEDGMENTS

The authors would like to thank Dr. N. J. Welham and Dr. John Fitz Gerald for fruitful discussions. J. Wong-Leung, P. N. K. Deenapanray, and H. H. Tan acknowledge the fellowships awarded by the Australian Research Council.

¹*Quantum Well Intermixing for Photonics*, edited by E. H. Li (SPIE, Bellingham, WA, 1997).

²W. D. Laidig, N. Holonyak, Jr., M. D. Camras, K. Hess, J. J. Coleman, P.

D. Dapkus, and J. Berdeen, *Appl. Phys. Lett.* **38**, 776 (1981).

³P. Gavrilovic, D. G. Deppe, K. Meehan, N. Holonyak, and J. J. Coleman, *Superlattices Microstruct.* **47**, 130 (1985).

⁴D. Kirillov, J. L. Merz, P. D. Dapkus, and J. J. Coleman, *J. Appl. Phys.* **55**, 1105 (1984).

⁵H. H. Tan, J. S. Williams, C. Jagadish, P. T. Burke, and M. Gal, *Appl. Phys. Lett.* **68**, 2401 (1996).

⁶A. C. Bryce, F. Camacho, P. Cusumano, and J. H. Marsh, *IEEE J. Sel. Top. Quantum Electron.* **3**, 885 (1997).

⁷J. H. Marsh, P. Cusumano, A. C. Bryce, B. S. Ooi, and S. G. Ayling, *Proc. SPIE* **74**, 2401 (1995).

⁸W. J. Choi, J. I. Lee, I. K. Han, K. N. Kang, Y. Kim, H. L. Park, and K. Cho, *J. Mater. Sci. Lett.* **13**, 326 (1994).

⁹W. J. Choi, S. Lee, Y. Kim, S. K. Kim, J. I. Lee, K. N. Kang, N. Park, H. L. Park, and K. Cho, *J. Mater. Sci. Lett.* **14**, 1433 (1995).

¹⁰P. Cusumano, B. S. Ooi, A. Saher Helmy, S. G. Ayling, A. C. Bryce, J. H. Marsh, B. Voegelé, and M. J. Rose, *J. Appl. Phys.* **81**, 2445 (1997).

¹¹R. M. Cohen, G. Li, C. Jagadish, P. T. Burke, and M. Gal, *Appl. Phys. Lett.* **73**, 803 (1998).

¹²A. Saher Helmy, S. K. Murad, A. C. Bryce, J. S. Aitichison, J. H. Marsh, S. E. Hicks, and C. D. W. Wilkinson, *Appl. Phys. Lett.* **74**, 732 (1999).

¹³L. Fu, R. W. v. d. Heijden, H. H. Tan, C. Jagadish, L. V. Dao, and M. Gal, *Appl. Phys. Lett.* **80**, 1171 (2002).

¹⁴A. Pépin, C. Vieu, M. Schneider, H. Launois, and Y. Nissim, *J. Vac. Sci. Technol. B* **15**, 142 (1997).

¹⁵P. N. K. Deenapanray and C. Jagadish, *Electrochem. Solid-State Lett.* **4**, G11 (2001); *J. Vac. Sci. Technol. B* **19**, 1962 (2001).

¹⁶L. J. Eckert and R. C. Bradt, *J. Am. Ceram. Soc.* **56**, 229 (1973).

¹⁷From the x-ray photoelectron spectroscopic study, it is found that the Ga_xO_y films deposited in our experiments are Ga rich. So far we cannot find a report on the thermal expansion coefficients of the Ga_xO_y films which have similar compositions as ours. However it is reasonable to presume that the thermal expansion coefficient of Ga-rich Ga_xO_y films do not differ greatly from that of Ga_2O_3 .

¹⁸P. N. K. Deenapanray, H. H. Tan, M. I. Cohen, K. Gaff, M. Petravic, and C. Jagadish, *J. Electrochem. Soc.* **147**, 1950 (2000).

¹⁹S. Bürkner, M. Maier, E. C. Larkins, W. Rothmund, E. P. O'Reilly, and J. D. Ralston, *J. Electron. Mater.* **24**, 805 (1995).

²⁰L. Fu, P. N. K. Deenapanray, H. H. Tan, C. Jagadish, L. V. Dao, and M. Gal, *Appl. Phys. Lett.* **76**, 837 (2000).

²¹P. N. K. Deenapanray, H. H. Tan, L. Fu, and C. Jagadish, *Electrochem. Solid-State Lett.* **3**, 196 (2000).

²²A. Witvrouw and F. Spaepen, *J. Appl. Phys.* **73**, 7344 (1993).

²³M. Katayama, Y. Tokuda, N. Ando, Y. Inoue, A. Usami, and T. Wada, *Appl. Phys. Lett.* **54**, 2559 (1989).

²⁴I. Gontijo, T. Krauss, R. M. De La Rue, J. S. Roberts, and J. H. Marsh, *Electron. Lett.* **30**, 145 (1994).

²⁵I. Gontijo, T. Krauss, J. H. Marsh, and R. M. De La Rue, *IEEE J. Quantum Electron.* **30**, 1189 (1994).

²⁶J. H. Teng, S. J. Chua, G. Li, A. S. Helmy, and J. H. Marsh, *Appl. Phys. Lett.* **76**, 1582 (2000).

²⁷J. H. Teng, S. J. Chua, Y. H. Huang, G. Li, Z. H. Zhang, A. S. Helmy, and J. H. Marsh, *J. Appl. Phys.* **88**, 3458 (2000).